<table>
<thead>
<tr>
<th>Title</th>
<th>Consideration for input current-ripple of pulse-link DC-AC converter for fuel cells</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Fukushima, Kentaro; Ninomiya, Tamotsu; Shoyama, Masahito; Norigoe, Isami; Harada, Yosuke; Tsukakoshi, Kenta</td>
</tr>
<tr>
<td>Citation</td>
<td>EPE-PEMC 2008, pp.148-153</td>
</tr>
<tr>
<td>Issue Date</td>
<td>2008-09</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10069/20828">http://hdl.handle.net/10069/20828</a></td>
</tr>
<tr>
<td>Rights</td>
<td>©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.</td>
</tr>
</tbody>
</table>
Consideration for Input Current-Ripple of Pulse-link DC-AC Converter for Fuel Cells

Kentaro Fukushima*, Tamotsu Ninomiya†, Masahito Shoyama*, Isami Norigoe**, Yosuke Harada** and Kenta Tsukakoshi**

* Kyushu University, Fukuoka, Japan, e-mail: fukushima@ckt.ees.kyushu-u.ac.jp
† Nagasaki University, Nagasaki, Japan
** EBARA DENSAN, Tokyo, Japan

Abstract—This paper mentions the static characteristics of pulse-link DC-AC converter for fuel cells, and considers the input current-ripple reduction method. Fuel cells have weakness about current-ripple because the chemical reaction time is much slower than commercial frequency. Therefore, the input current-ripple reduction is essential factor in the DC-AC converter for fuel cells applications. Input current-ripple from fuel cells gives damage to the fuel consumption and life time. The conventional DC-AC converter has large smoothing capacitor between boost converter stage and PWM converter stage, in order to reduce input current-ripple. That capacitor prevents from reducing the size of unit. Authors have proposed a novel topology called as pulse-link DC-AC converter. The pulse-link DC-AC converter topology is no need to insert large capacitor. Furthermore, the series-connected LC circuit between two stages connected in parallel works as ripple canceling. This paper shows the mechanism of current-ripple reduction.

Keywords—DC-AC Converter, Pulse-link, Fuel Cells, Current-Ripple.

I. BACKGROUND

Environmental issues, such as global heating and energy shortage, have recently become a big international problem. In Japan, about 30% of amount of CO2 emission is produced by energy conversion department [1]. Therefore, some new clean energy is strongly demanded. One of the new clean energy system using fuel cells has been collecting global interests. When fuel cells generate electricity, a large amount of thermal energy arises at the same time. So, the cogeneration system using both electricity and thermal energy is now researched actively around the world. Especially, a home-use cogeneration system with fuel cells is developed from the stream of what is called distributed power system or micro-grid power systems. Here, the voltage provided by fuel cells is DC, and the power distribution at home is now AC. Therefore, a DC-AC converter is needed for the home-use cogeneration system.

The specifications for DC-AC converter for fuel cells are 3 terms. Firstly, DC-AC converter boosts input voltage from fuel cells to the level of commercial voltage. The voltage from fuel cells is DC, and is generally lower than commercial voltage. Secondly, DC-AC converter has isolation structure between fuel cells stage and load stage from the point of safety. Thirdly, DC-AC converter should reduce input current-ripple. Third-term is special term for fuel cells application. Current-ripple in fuel cells is serious problem. The current-ripple in fuel cells gives damage to the fuel capacity and life span because chemical reaction time is much slower than commercial frequency [2, 3, 4].

In the conventional DC-AC converter for fuel cells, a large smoothing capacitor is inserted in parallel between the boost DC-DC converter and PWM inverter. This capacitor has some roles. One is to smooth output voltage, another is to reduce input current-ripple. This capacitor absorbs the variation from AC. However, this capacitor disturbs the size reduction of this unit.

To overcome problem, authors has proposed a novel DC-AC converter topology called as Pulse-link DC-AC converter [5, 6]. In this topology, the first-stage boost converter provides a series boosted voltage pulses directly to the second-stage PWM inverter. Therefore, a large capacitor for the smoothed DC power source is not needed. This concept has known as High frequency link or pulse DC link [7, 8]. Furthermore, in order to reduce the current-ripple, a series connected LC circuit is inserted in parallel between two stages.

This paper focuses the mechanism of input current-ripple reduction used by series connected LC circuit. Moreover, the duty ratio of switch is controlled by detecting input current. As the result, input current-ripple is less than 1 Amp.

II. STEADY-STATE ANALYSIS

Fig. 1 shows the proposed circuit topology. As mentioned above, this topology has two stages, and this converter provides boosted pulsed voltage directly to PWM inverter. And between two stages, series LC circuit is connected in parallel in order to reduce current-ripple. The value of the capacitor using this LC circuit is less than the conventional one.
Fig. 2 shows the switching sequences model of this converter in commercial frequency. This converter has 5 switches. Switch $Q_1$ controls the boost pulse from input voltage. And, from $S_1$ to $S_4$ are PWM inverter switches. $S_1$ and $S_4$ are controlled to make output voltage sinusoidal waveform, while $S_2$ and $S_3$ are decided the plus/minus of output voltage. And control combination of $S_1$, $S_3$ and $S_2$, $S_4$ is a pair. $Q_1$ and $S_1$/$S_4$ are synchronous at rising time. As the result, there are three states in one switching period.

A. Operating State 1 ($Q_1$:ON, $S_1$:ON, $S_3$:ON)
Fig. 3(a) shows the equivalent circuit of state 1. State equation on state 1 is written as below:

$$
\begin{align*}
\dot{v}_1 & = V_i - r_{Q1}\dot{i}_{L1} - m_r Q_1 \dot{i}_{L2} \\
\dot{v}_2 & = \dot{v}_c - r_{Q1}\dot{i}_{L1} - n^2 r_{Q1} \dot{i}_{L2} \\
\dot{v}_3 & = \dot{v}_c - m_r Q_1 \dot{i}_{L1} + (r_{a1} + r_{a4} - n^2 r_{Q1}) \dot{i}_{L2} - (r_{a1} + r_{a4}) \dot{i}_{L1} \\
\dot{i}_{C1} & = -\dot{i}_{L1} - \dot{i}_{L2} \\
\dot{i}_{C2} & = \dot{i}_{L1} \\
\dot{i}_{C3} & = \dot{i}_{L2} - \frac{\dot{v}_{C3}}{R_o} \\
\end{align*}
$$

(1)

Where, $C' = \frac{C_1}{C_1 + n^2 C_2}$.

B. Operating State 2 ($Q_1$:ON, $S_1$:OFF, $S_3$:ON)
Fig. 3(b) shows the equivalent circuit of state 2. State equation on state 2 is written as below:

$$
\begin{align*}
\dot{v}_1 & = V_i - r_{Q1}\dot{i}_{L1} - m_r Q_1 \dot{i}_{L2} \\
\dot{v}_2 & = \dot{v}_c - r_{Q1}\dot{i}_{L1} - n^2 r_{Q1} \dot{i}_{L2} \\
\dot{v}_3 & = \dot{v}_c - m_r Q_1 \dot{i}_{L1} + (r_{a4} + r_{D3}) \dot{i}_{L0} \\
\dot{i}_{C1} & = -\dot{i}_{L2} \\
\dot{i}_{C2} & = \dot{i}_{L2} \\
\dot{i}_{C3} & = \dot{i}_{L0} - \frac{\dot{v}_{C3}}{R_o} \\
\end{align*}
$$

(2)

C. Operating State 3 ($Q_1$:OFF, $S_1$:OFF, $S_3$:ON)
Fig. 3(c) shows the equivalent circuit of state 3. In this state, input power is charged $C_2$ through the diodes of four PWM switches. State equation on state 3 is written as below:

$$
\begin{align*}
\dot{v}_1 & = V_i - r_{Q1}\dot{i}_{L1} - m_r Q_1 \dot{i}_{L2} \\
\dot{v}_2 & = \dot{v}_c - r_{Q1}\dot{i}_{L1} - n^2 r_{Q1} \dot{i}_{L2} \\
\dot{v}_3 & = \dot{v}_c - m_r Q_1 \dot{i}_{L1} + (r_{a4} + r_{D3}) \dot{i}_{L0} \\
\dot{i}_{C1} & = -\dot{i}_{L1} - \dot{i}_{L2} \\
\dot{i}_{C2} & = \dot{i}_{L1} \\
\dot{i}_{C3} & = \dot{i}_{L2} - \frac{\dot{v}_{C3}}{R_o} \\
\end{align*}
$$

(3)
\[
\begin{align*}
\dot{v}_{L_1} &= \frac{1}{n} \dot{v}_{C_1} - \frac{1}{n} (r_{D1} + r_{D2}) \dot{i}_{L1} - (r_{D1} + r_{D2}) \dot{i}_{L2} \\
\dot{v}_{L_2} &= -\frac{1}{n} \dot{v}_{C_3} - \frac{1}{n} (r_{D1} + r_{D2}) \dot{i}_{L1} - (r_{D1} + r_{D2}) \dot{i}_{L2} \\
\dot{v}_{L_o} &= -\frac{1}{n} \dot{v}_{C_0} - \frac{1}{n} r_{D1} \dot{i}_{L1} - r_{D2} \dot{i}_{L1} - (r_{D1} + r_{D2}) \dot{i}_{L_o} \\
\dot{i}_{C} &= \frac{1}{n} \dot{i}_{L1} - \dot{i}_{L2} \\
\dot{i}_{C_3} &= \dot{i}_{L2} \\
\dot{i}_{C_0} &= \dot{i}_{L_o} - \frac{\dot{v}_{C_0}}{R_o}
\end{align*}
\]

(3)

D. Steady State

From above equations, the state-averaging vector is written below by using state space averaging method. Here, on-resistance and conduction losses are neglected.

\[
\begin{bmatrix}
\frac{1}{n} \left( 1 - D_{Q1} \right) & 0 & 0 & 0 & 0 \\
0 & \frac{1}{L_1} & 0 & 0 & 0 \\
0 & 0 & \frac{1}{L_2} & 0 & 0 \\
0 & 0 & 0 & \frac{1}{L_o} & 0 \\
0 & 0 & 0 & 0 & \frac{1}{C_o R_o}
\end{bmatrix}
\begin{bmatrix}
\dot{X} \\
\dot{V}_c \\
\dot{V}_s \\
\dot{I}_{L1} \\
\dot{I}_{L_o}
\end{bmatrix}
= \begin{bmatrix}
1 \\
0 \\
0 \\
0 \\
0
\end{bmatrix}
\]

(4)

where \( X = [\dot{I}_{L1}, \dot{I}_{L2}, \dot{I}_{L_o}, \dot{V}_c, \dot{V}_s]^T \).

From equation (4), the steady-state characteristics are shown below:

\[
\dot{V}_c = \frac{n}{1 - D_{Q1}} \dot{V}_i
\]

(5)

\[
\dot{V}_s = \frac{\pi d(t)}{1 - D_{Q1}} \dot{V}_i
\]

(6)

\[
\dot{I}_{L1} = -\frac{d^2}{R_o \left( 1 - D_{Q1} \right)} \dot{V}_i
\]

(7)

Furthermore, from Equation (5), the peak voltage pulse that is input to PWM inverter \( (V_{\text{invinv}}) \) is written below

\[
v_{\text{invinv}} = \frac{n}{1 - D_{Q1}} V_i
\]

(8)

Here, \( D_{Q1} \) is duty ratio of switch \( Q_1 \). And, \( d(t) \) is duty ratio of PWM inverter switch of \( S_1/S_2 \). \( d(t) \) is changed shown as equation (9) in order to make output voltage to be sinusoidal waveforms.

\[
d(t) = d_{\text{invinv}} \cdot \sin(2 \pi \cdot 50t)
\]

(9)

Moreover, the relationship of \( D_{Q1} \) and \( d_{\text{invinv}} \) is limited Equation (10), because PWM inverter is provided voltage only when \( Q_1 \) is ON.

\[
D_{Q1} \geq d_{\text{invinv}}
\]

(10)

From this limit, pulse output voltage is regarded as constant voltage viewing from PWM inverter.

III. EXPERIMENTAL RESULTS

A. Circuit parameter values

To evaluate the performance of the circuit, the experimental circuit is implemented with the specifications and parameters in Table I. From Table I, \( C_1 \) is 3[mF], and it is aluminum electrolytic capacitor. \( C_1 \) is decided from the allowable current. Primary-side is flown large current, so capacitance of \( C_1 \) becomes large value. However, primary-side is low voltage, so the size of aluminum electrolytic capacitor is not so large even if the value is large because withstand-voltage is low. Therefore, large value of aluminum electrolytic capacitor is used at \( C_1 \) in this experiment.

TABLE I. CIRCUIT PAPAREMTER VALUES

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_i )</td>
<td>Input voltage</td>
<td>20[V]</td>
</tr>
<tr>
<td>( L1 )</td>
<td>Input inductance</td>
<td>400[uH]</td>
</tr>
<tr>
<td>( L2 )</td>
<td>Middle inductance</td>
<td>1[mH]</td>
</tr>
<tr>
<td>( LM )</td>
<td>Magnetizing inductance</td>
<td>400[uH]</td>
</tr>
<tr>
<td>( C1 )</td>
<td>primary-side capacitance</td>
<td>3[mF]</td>
</tr>
<tr>
<td>( C2 )</td>
<td>Secondary-side capacitance</td>
<td>330[uF]</td>
</tr>
<tr>
<td>( C3 )</td>
<td>Middle capacitance</td>
<td>300[uF]</td>
</tr>
<tr>
<td>( n )</td>
<td>Turn ratio</td>
<td>3</td>
</tr>
<tr>
<td>( L_o )</td>
<td>Output inductance</td>
<td>3[mH]</td>
</tr>
<tr>
<td>( C_o )</td>
<td>Outout capacitance</td>
<td>9.4[uF]</td>
</tr>
<tr>
<td>( f_s )</td>
<td>Switching frequency</td>
<td>30[kHz]</td>
</tr>
</tbody>
</table>

Fig. 4. Characteristics of Efficiency vs. Output power.

Moreover, the relationship of \( D_{Q1} \) and \( d_{\text{invinv}} \) is limited Equation (10), because PWM inverter is provided voltage only when \( Q_1 \) is ON. 

\[
D_{Q1} \geq d_{\text{invinv}}
\]

(10)

From this limit, pulse output voltage is regarded as constant voltage viewing from PWM inverter.
B. Characteristics of Efficiency

Fig. 4 shows the characteristics of efficiency vs. output power. Here, it is measured when output voltage is regulated $100 \pm 1[V_{\text{rms}}]$. From fig. 4, it is considered that the efficiency is more than 90 [%]. This topology can convert DC to AC with high efficiency.

C. Waveforms of output voltage and input current

Fig. 5 shows the experimental waveforms of output voltage ($v_o$), input current ($i_i$), and inductor current of $L_2$ ($i_{L2}$) when output power is 100[W]. And table II shows the experimental measurement. From those results, it is considered that output voltage is achieved to output commercial voltage. Furthermore, it is considered that inductor current of $i_{L2}$ oscillates low frequently with zero crossing.

IV. INPUT CURRENT-RIPPLE

Steady-state equation of inductor current of $L_2$ is equation (7), and shown below, again.

$$I_{L2} = \frac{d_2^2}{R_2[1-D_0]} V_i$$

When substitutes equation (9) for above equation, $I_{L2}$ is written below:

$$I_{L2} = \frac{d_{L2\text{max}}^2(1-\cos(2\pi \cdot 100t))}{2R_2[1-D_0]} V_i \quad (11)$$

Input current is equal to $I_{L2}$. From this equation, it is considered that input current oscillates low frequency as double commercial frequency.

For the comparison, the experimental waveforms when series $L_2C_3$ circuit is not inserted are shown in fig. 6. The output load condition is same. When $L_2C_3$ circuit is not inserted in the topology, input current-ripple is $6.11[A_{\text{p-p}}]$. On the other hand, in the case when $L_2C_3$ circuit is inserted, input current-ripple is reduced at $4[A_{\text{p-p}}]$ from fig. 5. And it is sure that efficiency is not depended whether series $L_2C_3$ circuit or not. From the result, it is considered that series $L_2C_3$ circuit is effective about input current-ripple reduction. However, it is not enough to reduce input current ripple. Here is mentioned reduction methods of input current-ripple.

A. Optimization of the series $L_2C_3$ circuit parameter values

Input current-ripple is occurred by output commercial frequency of output voltage. If the resonant frequency of series $L_2C_3$ circuit connected the circuit in parallel is synchronized 100[Hz], input current-ripple will be reduced. Impedance of series $L_2C_3$ circuit is written below equation:

\[ |Z| = \frac{V_o}{\delta |I_{in}|} \]

\[ V_o : 100V/div \]
\[ i_{L2} : 2A/div \]
\[ i_i : 5A/div \]
\[ Time : 5ms/div \]
Here, inductance is being changed because capacitor is not recommended large capacitance value.

Fig. 7 shows the characteristics of series $L_2C_3$ impedance and input current-ripple measurement by changing of $L_2$. Here, the value of $C_3$ is 300[$\mu$F], and $\omega = 2 \times \pi \times 100$ [rad/s]. From Fig. 8, it is considered that impedance $|Z|$ curve and experimental measurement of input current-ripple is agreed well.

Furthermore, the experimental waveforms at $L_2=8$[mH] is shown in Fig. 8. From Fig. 8, inductor current of $L_2$ is oscillated with opposite phase of output semi-sinusoidal voltage. This thing means that when output load is light, extra energy from input power is stored by series $L_2C_3$, and when output power is heavy, series $L_2C_3$ provides with input power. From the result, this series $L_2C_3$ circuit is regarded as pulse energy tank, and works as ripple canceling circuit.

**B. Sensed current and controlled duty ratio of switch**

To reduce input-current-ripple further, $D_{Q1}$ is controlled by detecting input current. In the experiment, FPGA is used and it controls with A/D converter shown Fig. 9. In the experiment, current sensor detects input current. 1[A] is converted to 0.125[V] used by current sensor. And the converted voltage is input to A/D converter. 0.01[V] is corresponding to 1 binary data at A/D converter. The duty ratio signal of switch $Q_1$ ($Q_{signal}$) which is binary data is calculated by below equation:

$$Q_{signal} = Q_{signal_{ref}} + k(I_{in} - I_{ref})$$ (13)

, where $Q_{signal_{ref}}$ is corresponding to the binary data that duty ratio of switch $Q_1$ ($D_{Q1}$) is 0.7, and $I_{ref}$ is converted reference input current to binary data.

Fig. 10 shows the experimental waveforms of output $v_o$, $i_r$, and $i_{L2}$ when $D_{Q1}$ is controlled by detecting input current. From fig. 10, it is observed that input current $i_r$ is almost canceled the low frequency ripple. Ripple is less than 1[A].

**V. CONCLUSION**

This paper analyzed Pulse-link DC-AC converter for fuel cells and considered input current-ripple. This converter provides the boosted voltage pulses directly to the PWM inverter, and $L_2$ and $C_3$ circuit is inserted to reduce input-current ripple. This topology converts DC to AC with high efficiency. Furthermore, the mechanism of input current-ripple is cleared and input current-ripple reduction methods are shown. Input current-ripple is caused by commercial frequency.
REFERENCES


