A New Digital Control DC-DC Converter with Peak Current-Injected Control

Fujio Kurokawa***, Shohei Sukita**, Yuichiro Shibata****, Tomoki Yokoyama****, Masahiro Sasaki***** and Yasuhiro Mimura*****

* Department of Electrical and Electronic Engineering, Nagasaki University, Japan, fkurokaw@net.nagasaki-u.ac.jp
** Graduate School of Science and Technology, Nagasaki University, Japan, d707121c@cc.nagasaki-u.ac.jp
*** Department of Computer and Information Sciences, Nagasaki University, Japan, shibata@cis.nagasaki-u.ac.jp
**** Department of Robotics and Mechatronics, Tokyo Denki University, Japan, yoko@fr.dendai.ac.jp
***** Shindengen Electric Mfg. Co., Ltd., Japan, m_sasaki@shindengen.co.jp, yasuhiro@shindengen.co.jp

Abstract - This paper presents a new digital control circuit which is able to detect the peak switch current of the high frequency switching dc-dc converter. In this proposed digital control circuit, the peak current-injected control is realized using the combination of the simple dual pulse width modulation analog-to-digital signal converter and the programmed delay circuit. In 100kHz digitally controlled dc-dc converter, it is seen in simulation that the proposed method has no overshoot of the output voltage and the convergence time that the output voltage is settled to steady-state is only 30μs. The difference between the transient time of the proposed circuit and that of the conventional method is an order of magnitude. Furthermore, the ratio of resolution of the DPWM generator against the output voltage is 0.27% and is satisfied to apply the commercial power supply unit.

I. INTRODUCTION

Most of the telecommunications and data communications systems consist of digital ICs. Recently, in this area, the power supply system requires the high performance characteristics, the high energy management function, the high reliability and the small size more. Therefore, the digital control techniques have been growing to apply to these switching power supplies [1]-[7]. In this case, the current mode dc-dc converter is useful in order to perform the superior dynamic characteristics. However, these studies have focused on sensing the average value of the switch/reactor current because it is very difficult to sample the data of accurate peak point of switch/reactor current at the high switching frequency. Therefore, it has been reported that the peak point is estimated from the slope of reactor current, but there has been no study that tried to detect the peak value of reactor/switch current in the fast switching dc-dc converter [8]-[12].

This paper presents a new digital control circuit which is able to detect not only the average output voltage but also the peak switch current of the high frequency switching dc-dc converter. In this proposed digital control circuit, the peak current-injected control is realized using the combination of the simple dual pulse width modulation analog-to-digital signal converter and the programmed delay circuit.

At first, a comparison of the dynamic characteristics between the proposed digitally controlled dc-dc converter with the peak current-injected control and the conventional one is discussed. Next, the relationship between the steady-state error and control circuit parameter is examined.

II. CIRCUIT CONFIGURATION AND OPERATION PRINCIPLE

Figure 1 shows the configuration of proposed digital power supply and monitoring system to increase the reliability of the telecommunications and data communications equipment in the communications building. In this system, all switching power supplies is controlled by the monitor station and the energy can be saved easily. Figures 2 and 3 show the circuit configurations of digitally controlled dc-dc converter and a new high performance digital control circuit, respectively. In Fig. 2, the output voltage and the switch current are detected and are sent to the digital control circuit. In Fig. 3, since the dual pulse code analog-to-digital (PC A-D) converter is used, the influence of...
temperature, noise and so forth are rejected. In the dual PC A-D converter of the average voltage detector, the output voltage of dc-dc converter and the constant reference voltage \( E_0^* \) is converted into the signals \( S_1 \) and \( S_2 \), respectively, as shown in Fig. 4.

The CK is the clock pulse and \( S_{TS} \) is the start signal corresponding to the switching period. Furthermore, these pulses \( S_1 \) and \( S_2 \) are counted by the counters #1 and #2, respectively. The difference of these values is calculated by the subtracter. The output value \( S_{SUB} \) is sent to the digital filter circuit and this calculated result \( S_{SEL} \) decides the delay time \( T_D \) of programmable delay circuit as shown in Fig. 5.

The moving average method [13] is performed in the digital filter. The delayed output signal \( S_D \) of the programmable delay circuit generates the start signal of the ramp voltage of PC A-D converter #4 during each divided short period \( T_sD \) of the switching period \( T_s \) as shown in Fig. 6. The ramp voltage is increased from this point of time and the pulse signal \( S_4 \) is generated when it reaches the threshold voltage as shown in Fig. 7. The ramp waveform is generated by the simple CR integrator and ramp voltage is corresponded to the constant voltage \( E_C \) in the PC A-D converter #4. In the PC A-D converter #3, the ramp voltage corresponding to the switch current \( i_{Tr} \) is increased during each divided period \( T_sD \) and \( S_3 \) is generated. In this case, the start time has no delay against the start signal \( S_{BTS} \). When the switch current is larger than the threshold value corresponding to the output voltage, \( S_3 \) is generated at the early time against \( S_4 \) during some divided period \( T_sD \). At the same instant, the signal \( S_{GS} \) of the digital PWM (DPWM) generator directs the main switch \( T_r \) to turn off and the on time interval \( T_{on} \) is decided.

As a consequence, the peak current-injected control is realized by the simple A-D converter and programmable delay circuit.

Next, the resolution against the output voltage of the DPWM generator will be discussed.

In Figs. 3 and 7, the relationship between \( T_D \) and \( T_{DSEL} \) is represented as follows;

\[
T_D = T_{DSEL} N_{RM}
= T_{DSEL} \left[ N_R + K_p \left( \frac{1}{M} \sum_{k=M+1}^{p+M-1} N_{eo} - N_{eo^*} \right) \right]
\]

(1)

where \( T_{DSEL} \) is the delay time of the delay buffer shown in Fig. 5 and \( M \) is the number of sample point of the moving average.

When the ramp voltage #4 reaches the threshold voltage \( V_{TH4} \), the following relation is obtained.

\[
t_{Ec} = t(E_c) = \tau_c \ln \left( \frac{E_c}{E_c - V_{TH3}} \right)
\]

(2)
where $V_{TH3}$ is equal to $V_{TH4}$. $\tau_c$ is the time constant of CR integrator.

Assuming that the small variation $\Delta e_{pv}$ of the peak value $e_p$ of ramp voltage #3 is caused at the voltage $E_c$, the following equation is obtained:

$$\Delta e_{pv} = \left( \frac{E_c}{V_{TH3}} - 1 \right) \frac{E_c T_{SEL}}{\tau_c} \Delta N_R = -K_{DA} \Delta N_R$$  \hspace{1cm} (3)

where

$$K_{DA} = \left( \frac{E_c}{V_{TH3}} - 1 \right) \frac{E_c T_{SEL}}{\tau_c}$$  \hspace{1cm} (4)

In Fig. 6, the following relation is obtained because the peak value $e_p$ of ramp voltage #3 is corresponding to $e_s$.

$$T_{on} = \frac{2f_s L}{A_{cc} R_s (E_i - E_o)} (e_p - A_{cc} R_s I_T)$$  \hspace{1cm} (5)

where $A_{cc}$ is the gain of amplifier of current detector and $f_s$ is the switching frequency.

In the DC-DC converter in Fig. 2, assuming that the small variation $\Delta E_o$ in $E_o$ and $\Delta T_{on}$ in $T_{on}$ are caused by the small variation $\Delta I_o$ in $I_o$, the following equation is obtained:

$$\Delta E_o = \frac{\Delta T_{on}}{T_s} E_i - r \Delta I_o$$  \hspace{1cm} (6)

where $r$ is the internal loss of the dc-dc converter.

Considering equations (3), (5) and (6), the following equation is represented, the resolution of the DPWM generator against the output voltage is obtained as follows;

$$\frac{\Delta E_o}{\Delta N_{RM}} = \frac{2f_s L E_i}{1 + \frac{r}{R}} A_{cc} R_s (E_i - E_o^*) + 2f_s L E_i A_{cc} \frac{R_s}{R} K_{DA}$$  \hspace{1cm} (7)

### III. SIMULATED RESULTS

Figures 8(a) and (b) show the simulated output voltage and reactor current waveforms of transient response of the dc-dc converter using the proposed digital control circuit in step change of the load $R$ from 10Ω to 5Ω, taking $M$ as parameter. In this figure, the simulator is PSIM, the digital filter control is performed by the moving average and the parameter $M$ is the number of the sampling point of the moving average. The switching frequency is 100kHz, $L$ is 188μH, $C$ is 100μF and $E_i$ is 20V. It is seen in these figures that there are no undershoot of the output voltage. Especially, no overshoot of reactor current is realized and the transient time until the complete steady-state is only 30μs as shown in Fig. 8(a). In this case, $M$ is equal to 3.
In Fig. 8(b), the oscillation phenomenon is occurred because the M is large. When M is increased, the delay time also increases and the system performance becomes unstable.

Figure 9 shows the simulated output voltage and reactor current waveforms of transient response of the dc-dc converter using the conventional fundamental digital control circuit without the peak current detector in Fig.3. The circuit parameters are same as those of Fig. 8 except the circuit parameter of the peak current detector. M is equal to 3. This figure shows that the steady-state error is small, but the undershoot of the output voltage is approximately 7%, the overshoot of reactor current is 41% and the convergence time that the output voltage is settled within 1% is 1ms.

Therefore, it is seen that the difference between the transient time of the proposed circuit and that of the conventional method is an order of magnitude.

Figure 10 shows the relationship between the resolution of the DPWM generator and time-delay $T_{DSEL}$ of delay buffer, taking the switching frequency $f_s$ as parameter. The symbol of closed circle denotes the simulation results and the lines show the calculated results by Eq. (7). It is seen in this figure that the resolution of the DPWM generator is proportional to time-delay $T_{DSEL}$ of delay buffer each switching frequency. Further, it is revealed that these simulated values agree well with the calculated ones.

In Fig. 8(a), the time delay of delay buffer in the proposed circuit is set at 0.10ns. The dc gain is 0.2 [1/V] and the steady-state error is approximately 0.1V. Therefore the resolution against the output voltage of the DPWM generator is 0.054 from Eq. (7) as shown in this figure. In this case, $E_i=20V$, $E_o*=5V$, $r=0.17\Omega$, $R=5\Omega$, $R_s=0.05\Omega$, $L=188\mu H$ and $C=100\mu F$. So, the ratio of resolution of the DPWM generator is 0.27% against the output voltage.

### IV. Conclusion

A new digital control circuit for the dc-dc converter is presented in this paper. This proposed circuit has superior transient response. In 100kHz digitally controlled dc-dc converter, the proposed method has no undershoot of the output voltage and no overshoot of reactor current. Further, the convergence time that the output voltage is settled to steady-state is only 30μs. Furthermore, the ratio of resolution of the DPWM generator against the output voltage is 0.27% and is satisfied to apply the commercial power supply unit.

We confirm that these results are useful to realize the next generation model of the switching power supply.

This work is supported in part by the Grant-in-Aid for Scientific Research (No. 18310117) of JSPS (Japan Society for the Promotion of Science) and the Ministry of Education, Science, Sports and Culture.
REFERENCE


