<table>
<thead>
<tr>
<th>Title</th>
<th>A time-delay suppression technique for DPWM control circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Author(s)</td>
<td>Ishizuka, Yoichi; Hirose, Fumitoshi; Yamada, Yusuke; Matsuo, Hirofumi</td>
</tr>
<tr>
<td>Citation</td>
<td>INTELEC 2009, pp.1-6; 2009</td>
</tr>
<tr>
<td>Issue Date</td>
<td>2009-10</td>
</tr>
<tr>
<td>URL</td>
<td><a href="http://hdl.handle.net/10069/23234">http://hdl.handle.net/10069/23234</a></td>
</tr>
</tbody>
</table>

(c)2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
A Time-Delay Suppression Technique for DPWM Control Circuit

Yoichi Ishizuka, Fumitoshi Hirose, Yusuke Yamada and Hirofumi Matsuo
Nagasaki University
1-14 Bunkyo-machi, Nagasaki, JAPAN
isy2@nagasaki-u.ac.jp

Abstract - A proposed design of a low-cost digital pulse width modulation (DPWM) control circuit for non-isolated DC-DC converter without A/D converter is described. Also, proposed real-time PID control technique for DPWM is described. Some experimental results and simulation results are revealed the proposed circuit and scheme.

The purpose of this research is striking a balance between minimizing cost increase by digitalizing of the control circuit of DC-DC converter and speeding up the control circuit.

I. INTRODUCTION

Recently, power management has been introduced to improve the power efficiency of Micro Processing Unit (MPUs), Field Programmable Gate Array (FPGAs) and Digital Signal Processor (DSPs). The power management system includes a full operation mode, standby mode, and sleep mode. The clock frequency, core voltage and/or core current are changed in each mode accordingly. As a result, the output current of the point-of-load (POL) DC-DC converters is intermittent and has a high slew rate. A low output voltage, a large output current and a high speed response are required for the POL [1].

In such a condition for the control circuit, highly accurate and high-speed control demands that the tolerance of the output voltage becomes internally severe, advanced by speed-up and lowering of the voltage of the MPUs, FPGAs and DSPs [2,3]. A general control method is pulse width modulation (PWM) control with PID. Generally, such control circuits are composed with analog circuits and/or simple combination digital circuits.

In these days, robustness or flexible controls for versatile conditions are demanded which cannot accomplished with analog control circuit. For the control purpose, DPWM control is a one of appropriate technique [4-6].

Digital control or DPWM can accomplish robust and flexible power control with soft-tuned parameters and will become popular control technique.

Although, there are some disadvantages in cost and speed, against analog control circuit.

Especially, A/D converter circuit, which doesn’t need for analog control, is the one of the key circuits which effects on cost and speed. Generally, A/D converter is located in front of digital controller as shown in Fig. 1. Therefore, the transition speed of A/D converter directly effects on the response speed of the control circuit. And, the cost and speed are always trade off problem. This problem is especially serious in POL DC-DC converter which is required to design the control circuit in relatively low-cost and high speed control response. Moreover, generally, there is sample-hold circuit in front of A/D converter which degrades the response speed.

A delay in any feedback system degrades the stability and damping of the system [7]. Especially, in DPWM, if a total of the delays described in above become larger than on-term of one switching period, a factor of A/D converter becomes Vq/Z shown in Fig. 2 where Vq is a coefficient constant.

An objective of this paper is to design high speed and low cost voltage sensing circuit for DPWM control circuit for DC-DC converter. And, also real-time PID control method is proposed. In Sec. II, the details of proposed system are described. In Sec. III, the some characteristics of the system are confirmed with experimental results. Finally, in Sec. IV, the summary is described.
A. Analog-Timing Converter (ATC)

The first block is ATC block which detects the output voltage \( e_o \) and outputs the detected signal to latch register. The maximum output value of D/A converter DAC is set as a sum of the output reference voltage of DC-DC converter \( V_{ref'} \) and margin \( \alpha > 0 \). A digital staircase waveform data, pre-stored in memory Memory1, is output to DAC synchronized with a system clock, and converted analog staircase wavesforms \( V_{ref'} \) is compared with \( e_o \). As soon as \( V_{ref'} > e_o \), the comparator outputs high.

B. PID control with Look-up Table

\( u(k) \) which is output from Memory2 is calculated by general PID digital control laws as

\[
u(k) = u_{ref} + K_P e(k) + K_I n_1(k) + K_D (e(k) - e(k-1))
\]

where \( u_{ref} \) is a reference value of \( u(k) \), \( e(k) \) is an digitalized error value between \( r \) which is digitalized reference voltage \( V_{ref} \) in switching term \( k \), and \( n_1(k) = n_1(k-1) + e(k) \). \( K_P, K_I \) and \( K_D \) are a proportional gain, an integral gain and a derivative gain, respectively.

Equation (1) can be transformed to

\[
u(k) = u_{ref} - \left( K_P + K_I \right) r + A \left( y_2(k) + \frac{K_I}{A} n_1(k-1) - \frac{K_D}{A} y_2(k-1) \right)
\]

where \( A = K_P + K_I + K_D \) and \( y_2(k) \) is digitalized output voltage \( e_o \) in switching period \( k \).
In Fig. 4,

\[ a = \frac{K_I}{A} n_1 (k - 1) \]  \hspace{1cm} (3)

\[ b = \frac{K_D}{A} y_2 (k - 1) \]  \hspace{1cm} (4)

Memory3 and Memory4 store \( a \) and \( b \), respectively.

In (2), \( a \cdot b \) in the term \( k \) is pre-calculated in the term \( k \cdot l \) and the obtained value becomes the initial value of programmable counter PC of the term \( k \). And, \( address' \) which indicates address of Memory2 is incremented with system clock and \( u(k) \) is called from Memory2, simultaneously.

\[ address' = y_2 (k) + a \cdot b \]  \hspace{1cm} (5)

From (2) and (5),

\[ u(k) = u_{Ref} - (K_p + K_i) r + A\{address'\} \]  \hspace{1cm} (6)

Therefore, \( u(k) \) is determined as soon as \( y_2 (k) \) is detected.

C. DPWM

In this system, on-term \( T_{ref}(k) \) of DPWM signal is decided by \( u(k) \), which is normalized \( T_{ref}(k) \), and system clock frequency \( f_s \) as

\[ T_{ref}(k) = u(k) f_s \]  \hspace{1cm} (7)

\( u(k) \) is decided by latched value of Memory2.

In parallel with the processing of ATC block, the \( u(k) \) is called with system clock and latched by ATC output as trigger.

II. SENSING RESOLUTION

A. Resolution Increasing

As described in previous section, all blocks are synchronized with only one clock source. From this advantage, all blocks are modified in easy way.

In this paper, voltage sense resolution increase of output voltage is proposed.

In proposed system, R-2R ladder type D/A converter is used. The output voltage is set between \( V_{ref'} = (V_{ref} + \alpha) \) and \( V_{ref'} \).

Therefore,

\[ V_{ref'} = \frac{c(m)}{2^r} (V_{ref} - V_{ref'}) + V_{ref} \]  \hspace{1cm} (2.8)

where \( n \) is bits. Also, least significant bit (LSB) voltage \( a_{LSB} \) becomes

\[ a_{LSB} = \frac{f}{2^r} (V_{ref} - V_{ref'}) \]  \hspace{1cm} (2.9)

In this paper, \( V_{ref} \) is set to \( V_{ref} / 2 \). Almost \( n+1 \) bits resolution can be realized by \( n \) bits digital system as shown in Table I.

B. Sensing Time Delay

With this method, sensing time is increased. To avoid the time delay, the reference voltage waveform data pre-set in memory1 \( V_{ref'} \) is modified as shown in Fig. 6.

III. PROTOTYPE CIRCUIT EXPERIMENTS

A. Experimental Conditions

Some experiments are performed to verify the scheme. The proposed controller with prototype circuit is shown in Fig. 7. The digital controller part is designed in FPGA Altera Stratix with Quartus II. 149 logic elements and 1 PLL block are used.

<p>| Table I. Relations between parameter and quantization error of D/A Converter |
|---------------------------------|----------|----------|-----------------|</p>
<table>
<thead>
<tr>
<th>bits</th>
<th>n[bit]</th>
<th>Reference voltage</th>
<th>LSB voltage value [mV]</th>
</tr>
</thead>
<tbody>
<tr>
<td>[8]</td>
<td>8</td>
<td>1.7</td>
<td>0</td>
</tr>
<tr>
<td>[9] with 9bits</td>
<td>9</td>
<td>1.7</td>
<td>0</td>
</tr>
<tr>
<td>Proposed method</td>
<td>8</td>
<td>1.7</td>
<td>0.75</td>
</tr>
</tbody>
</table>

Figure 5. Theoretical waveforms.

Figure 6. Modified reference voltage waveforms.
### Table II. Experimental Conditions

<p>| | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage E&lt;sub&gt;i&lt;/sub&gt;</td>
<td>2.8V</td>
</tr>
<tr>
<td>Output voltage E&lt;sub&gt;o&lt;/sub&gt;</td>
<td>1.5V</td>
</tr>
<tr>
<td>Output current I&lt;sub&gt;o&lt;/sub&gt;</td>
<td>0.5A</td>
</tr>
<tr>
<td>Switching frequency f&lt;sub&gt;s&lt;/sub&gt;</td>
<td>130kHz</td>
</tr>
<tr>
<td>Choke inductor L</td>
<td>17μF</td>
</tr>
<tr>
<td>Output capacitor C&lt;sub&gt;o&lt;/sub&gt;</td>
<td>500μF</td>
</tr>
<tr>
<td>Proportional gain K&lt;sub&gt;P&lt;/sub&gt;</td>
<td>25</td>
</tr>
<tr>
<td>Integral gain K&lt;sub&gt;I&lt;/sub&gt;</td>
<td>0.3-1.5</td>
</tr>
<tr>
<td>V&lt;sub&gt;ref&lt;/sub&gt;+α</td>
<td>1.7V</td>
</tr>
<tr>
<td>V&lt;sub&gt;ref&lt;/sub&gt;</td>
<td>0.75V</td>
</tr>
<tr>
<td>System CLK</td>
<td>33.3MHz</td>
</tr>
</tbody>
</table>

All memory blocks, Memory1, Memory2, Memory3 and Memory4, are including in the logic elements. Intersil CA3338MZ is used as 8bit DAC. National Semiconductor LMV7219 is used as an analog comparator.

The DC-DC converter topology is basically same as Fig. 2. The experimental conditions are shown in Table II.

### B. Experimental Results

The static experimental waveforms are shown in Fig. 8. From this result, it is able to confirm that the output voltage sensing is done within the on-width of PWM signal.

### C. Dynamic Characteristics

Figure 9 and 10 show dynamic characteristics with load current i<sub>o</sub> changing between 0.5A and 2.5A, respectively. The mixed-signal oscilloscope Textronix MSO4034 is used to measure analog and digital signal, cointstantaneously. The load current changing is performed with 1kHz driven power MOSFET parallely-connected to load resistance. Yellow and Blue line shows the output voltage and the output current, respectively. The 9 bits pulse waveforms shown at the bottom of Fig. 9 are calculated DPWM of FPGA.

Figure 9 shows the sudden load current increasing results. From this results, after the 1μs voltage drop, the output voltage immediately recover to the reference voltage.

Figure 10 shows the sudden load current decreasing results. From this results, after the 1μs voltage rising, the output voltage immediately recover to the reference voltage.

---

**Figure 7. Prototype proposed control circuit.**

**Figure 8. Experimental waveforms**
IV. CONCLUSION

This paper describes a digital PWM controller IC without A/D converters. The analog timing converter (ATC) is proposed for output voltage sensing. In this system, analog circuit are realized with an comparator and an D/A converter.

REFERENCES


