A Digital Control of Power Leveling Unit with Super Capacitor for Distributed Generator

Shin-ichi Hamasaki*, Sho Yoshioka *, and Mineo Tsuji *
* Nagasaki University, 1-14 Bunkyo-machi, Nagasaki, 852-8521, Japan

Abstract — The power leveling (PL) unit is required to maintain a balance of power flow for photovoltaic (PV) system. It is important for it to respond quickly against fluctuation of power generation. A new control scheme based on discrete time system for the PL unit in the distributed generator (DG) is proposed to improve the response. In the proposed method, the deadbeat control is performed using state equations obtained from a combination of two-quadrant chopper and super capacitors. The optimal duty ratio of PWM can be calculated and good performance of the current regulation is obtained. The control theory and the simulation results are presented in this paper.

Index Terms — distributed generator, super capacitor, power leveling, deadbeat control

I. INTRODUCTION

In recent years, distributed power of solar and wind power generation has become widespread. DC power supply system as represented by DC micro-grid attracts attention. However an output fluctuation often occurs and may cause occurrence of reverse power flow, voltage regulation problem, an increase of harmonic current, and impacts on system frequency. The DC micro grid consists of the distributed generator (DG), loads, and energy storage elements in the DC distribution. Therefore, several types of power leveling (PL) unit with a battery or a capacitor in the distributed generator have been proposed and developed[1]-[5].

In this paper, a digital deadbeat based control[6] for PL unit is proposed for stable power supply considering the grid-connection of DG with a PV system. The PL unit consists of a two-quadrant DC chopper and a super capacitor as high capacity storage. The DG system has a grid-connected inverter which can determine active and reactive current to the AC line voluntarily and the active and reactive components are controlled independently. On the DC bus, boost type chopper is provided on the output side of the PV system, by which an output power can be controlled taking into account the characteristics of PV cells. The inverter and the PL unit can be controlled cooperatively to regulate active power flow and the DC-bus voltage according to the PV output power. DC bus voltage of the inverter is maintained constant, because the PL unit can operate the leveling quickly for instantaneous fluctuation of power generation by using the digital dead beat control of the chopper.

To verify whether the PL unit can properly perform power leveling in case of charge or discharge of the super capacitor and to clarify the effectiveness of the proposed method, simulations in several situations are performed.

II. CONTROL METHOD

A. Main Circuit Configuration

Fig.1 shows a circuit for analysis. The DG is connected parallel to the power line ($v_L, L_s, R_s$). The PL unit is configured with a super capacitor, a reactor and a two-quadrant chopper. A grid-connected inverter is to control the rate of power supply to the load side of the AC line. The power control is performed to stabilize the DC system voltage and power variation absorption of the PV system. This study is conducted as the following steps.

1. Input or output power control of PL unit / Constant control of the DC bus voltage
2. Control of active and reactive power of the AC bus by the inverter

B. Active and reactive power control

The detected three-phase current and voltage are transformed to the d-q axis value by the d-q transform described in (1).

\[
\begin{bmatrix}
    i_d \\
    i_q 
\end{bmatrix} = \frac{2}{\sqrt{3}} \begin{bmatrix}
    \sin \theta & \sin \left(\frac{\theta - 2\pi}{3}\right) & \sin \left(\frac{\theta + 2\pi}{3}\right) \\
    \cos \theta & \sin \left(\frac{\theta - 2\pi}{3}\right) & \cos \left(\frac{\theta + 2\pi}{3}\right)
\end{bmatrix} \begin{bmatrix}
    i_u \\
    i_v \\
    i_w
\end{bmatrix}
\]

(1)

Fig.2 shows the definitions of the d-q axis and $\theta, \theta_u$ is a phase of u-phase voltage $v_u$ and calculated from the phase $\theta_w$ of line-to-line voltage by (2).

\[
\theta_w = \arctan2(v_{uv}, v_{uw})
\]

(2)

Fig.1  Circuit configuration
\[ \theta_n = \theta_v - \frac{\pi}{6} \]  

Here the line voltages are defined as (3)-(5).

\[ v_\alpha = \frac{\sqrt{3}}{2} V \sin \theta_\alpha \]  
\[ v_\beta = \frac{\sqrt{3}}{2} V \sin \left( \theta_\alpha - \frac{2\pi}{3} \right) \]  
\[ v_\gamma = \frac{\sqrt{3}}{2} V \sin \left( \theta_\alpha + \frac{2\pi}{3} \right) \]

Then voltages \( v_d \) and \( v_q \) are calculated by (1).

\[ v_d = V \]  
\[ v_q = 0 \]

The active power \( P \) and the reactive power \( Q \) are obtained in Fig.2.

\[ P = v_d i_d + v_q i_q \]  
\[ Q = v_q i_d - v_d i_q \]

(10) and (11) are derived from (6)-(9).

\[ P = VI_q \]  
\[ Q = VI_q \]

(10) and (11) means that the active power \( P \) and the reactive power \( Q \) is depend on \( i_d \) and \( i_q \) respectively. Thus \( i_d \) is called an active current and \( i_q \) is called an reactive current.

Fig.3 illustrates a block diagram of the active and the reactive power control of the DG. The control law becomes (12) and (13).

\[ V_{cd}^* = V_{cd} + K_d (i_{cd}^* - i_{cd}) + K_{id} \int (i_{cd}^* - i_{cd}) dt \]  
\[ V_{cq}^* = V_{cq} + K_q (i_{cq}^* - i_{cq}) + K_{iq} \int (i_{cq}^* - i_{cq}) dt \]

Active and reactive powers on the AC line are controlled to consume all the generated power obtained from the PV system or to minimize the power consumption of the main power line[4].

C. Control Method in DC Side

Fig.4 shows the relationship of the power flow in the DC side. All the power flow must be balanced properly by the control of the PL unit.

The active power \( P \) of the DG satisfies (14).

\[ P = V I_{cd} = V_{dc} I_{dc} \]  

Further power flow balance satisfies (15) in Fig.4.

\[ V_{dc} I_{dc} + V_{dc} I_{pro} - V_{dc} I_c = V_{dc} I_{dc} \]

(15) All the currents on the DC bus should be balanced as shown in (16).

\[ I_{cd} = I_{dc} + I_c - I_{pro} \]

The DC current reference \( I_{dc}^* \) of the inverter can be obtained by (14).

\[ I_{dc}^* = \frac{V I_{cd}}{V_{dc}} \]

When the super capacitor supplies the power, the DC/DC two-quadrant chopper works as a buck converter by the PWM control. When the super capacitor is charged the power, the DC chopper works as a boost converter by the PWM control.

D. Digital Deadbeat Control of PL Unit

In Fig.5, the output current reference \( I_{cd}^* \) for leveling the fluctuation of PV output is calculated to keep voltage of DC bus constant. Then, the digital deadbeat control[6] is applied to the PL unit in order to obtain quick response of output current. In the PWM control of the two-quadrant chopper, the optimum duty ratio per cycle of the digital control is calculated by the state-space averaging method. \( sw_2 \) and \( sw_3 \) are alternatively switched according to the calculated duty ratio. Operation of \( sw_2 \) and \( sw_3 \) is shown in Fig.6.
On other hand, (22) is given about steady state. To analyze minute change, (23) can be derived by calculating difference between (21) and (22).

\[
\frac{d}{dt}[i_{\phi}] = \left[ \begin{array}{c} \frac{R + DR_p}{L_p} & 0 & 1 & 0 \\ -\frac{1}{L_p} & 0 & \frac{1}{L_p} & 0 \\ 0 & 0 & 0 & 0 \\ \end{array} \right] \left[ \begin{array}{c} i_{\phi} \\ V_{\phi} \\ v_{\phi} \\ \end{array} \right] + \left[ \begin{array}{c} 0 \\ 0 \\ 0 \\ \end{array} \right] + \left[ \begin{array}{c} 0 \\ 0 \\ 0 \\ \end{array} \right]
\]

Therefore, (31) becomes

\[
d_p(k) = k_3 \left\{ i_{\phi}(k) - k_1 v_{\phi}(k-1) - k_2 v_{\phi}(k-1) \right\}
\]

where \( k_1, k_2, k_3, \) and \( k_4 \) are coefficients of steady state values in (31).
Since the \( p \) components are minute change values from the steady-state value, (32) becomes the following equation.

\[
D(k) = \frac{1}{k} \left[ I_{od}(k) - I_{od}(k-1) - k \{ I_{od}(k-1) - I_{od}(k-2) \} - k \{ V_{od}(k-1) - V_{od}(k-2) \} - k \{ V_{od}(k) - V_{od}(k-1) \} \right]
\]

(33)

From (33), it is possible to determine the optimal PWM duty ratio \( D(k) \) by detected \( I_{od}, V_{od}, \text{and } V_{dc} \). And the detected output current of PL unit \( I_{od} \) can follow the reference value \( I_{od}^* \) with one sample delay. The Principle of the deadbeat control is shown in Fig.6. By outputting the optimal pulse width \( D(k) \), the output current can be matched with the current reference at each sampling time.

III. SIMULATION

A. Simulation Pattern

Simulation was performed using the circuit model of Fig.1. Parameters of the circuit are shown in Table 1. Computation time for all the control including P, PI and the deadbeat control is 100\( \mu \)s. Carrier frequency of the chopper and inverter is 10kHz.

The simulations are performed about typical steady state and transient cases. The steady state characteristic is divided into two patterns, which are continuous discharge pattern and continuous charge pattern from/to the super capacitor. The transient characteristic is executed in case of change to the charge pattern from the discharge pattern with PV output fluctuation, and in case that load suddenly changes by step.

In the steady state case, the output voltage \( E_{pv} \) from the PV system is assumed to be constant. And in the transient case, to imitate the small output fluctuation of PV system, a random function is incorporated to the output voltage \( E_{pv} \). Thus a condition about charge or discharge pattern often changes according to the output of the PV system.

B. Steady State Characteristics

Figs.8-10 are simulation results on the steady state. Fig.8 shows a result of continuous charge with a constant output of the PV system.

Fig.8(a) shows currents on the DC bus. Input current \( I_{dc} \) of the inverter is controlled to balance output active power for the load on AC line. Output current \( I_{pvo} \) of the PV system keeps constant and is larger than \( I_{dc} \) (\( I_{pvo} > I_{dc} \)). In this case, the surplus power flows to a super capacitor to charge (\( I_{dc} < 0 \)). And \( I_{dc} \) becomes 0 when \( V_{dc} \) is constant.

Fig.8(b) shows voltages on the DC bus. Output voltage \( E_{pv} \) of the PV system is constant at 100V and DC bus voltage \( V_{dc} \) can be controlled to keep constant at 200V by

### Table 1. Parameters of the circuit.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line voltage</td>
<td>100 V</td>
</tr>
<tr>
<td>Frequency</td>
<td>60 Hz</td>
</tr>
<tr>
<td>( R_s )</td>
<td>0.25 Ω</td>
</tr>
<tr>
<td>( L_s )</td>
<td>218 μH</td>
</tr>
<tr>
<td>( R_G )</td>
<td>0.15 Ω</td>
</tr>
<tr>
<td>( C_{G} )</td>
<td>131 μH</td>
</tr>
<tr>
<td>( R_i )</td>
<td>5.00 Ω</td>
</tr>
<tr>
<td>( C_{i} )</td>
<td>4.36 mH</td>
</tr>
<tr>
<td>( R_{ch} )</td>
<td>10.0 mΩ</td>
</tr>
<tr>
<td>( C_{ch} )</td>
<td>10.0 mΩ</td>
</tr>
<tr>
<td>( V_{dc}^* )</td>
<td>200 V</td>
</tr>
<tr>
<td>( L_{pv} )</td>
<td>10.0 mH</td>
</tr>
<tr>
<td>( R_{pv} )</td>
<td>0.2 Ω</td>
</tr>
<tr>
<td>( C_{pv} )</td>
<td>5000 μF</td>
</tr>
</tbody>
</table>

Fig.8 Steady state in case of the charge to a super capacitor
the DC bus voltage control. Voltage \( V_{dc} \) of the super capacitor increases a little due to the power charge to the capacitor. Fig.8(c) shows active components of currents on the AC bus. Active power supplied from the main power line becomes 0, because it is controlled to minimize the power consumption of the main power line. In this case, all the active power to the load is supplied from the DG. Thus, the effective power balance between the DG, the load and the main power line on AC bus is achieved.

Fig.9 shows a result of continuous discharge with a constant output of the PV system. Fig.9(a) shows currents on the DC bus. Input current \( I_{dc} \) of the inverter is controlled to balance output active power for the load on AC line. Output current \( I_{pvo} \) of the PV system is smaller than \( I_{dc} \) if \( I_{pvo} < I_{dc} \). In this case, the shortage power for the load is supplied from a super capacitor. Thus the super capacitor discharges \( I_{ed} < 0 \). Fig.9(b) shows voltages on the DC bus. Output voltage \( E_{pv} \) of the PV system is constant at 50V and DC bus voltage \( V_{dc} \) is controlled to keep constant at 200V by the DC bus voltage control. Voltage \( V_{sc} \) of the super capacitor decreases a little due to the power discharge from the capacitor. Fig.9(c) shows active components of currents on the AC bus. In this case, all the active power to the load is supplied from the DG. Thus, the effective power balance between the DG, the load and the main power line on AC bus is achieved the same as the case of Fig.8.

Fig.10 shows an enlarged waveform of output current \( I_{ed} \) in Fig.9(a) for certain short period. Output current \( I_{ed} \) of the PL unit can follow to the reference \( I_{ed}^* \) at each sampling time according to the deadbeat control theory in Fig.7.

C. Transient Characteristic

Figs.11-13 are simulation results on the transient with the PV fluctuation.
Fig. 11 shows a result of transient response in case with irregular output of the PV system by weather condition change. In Fig. 11(a), input current \( I_{dc} \) of the inverter is controlled to balance output active power for the load on AC line and \( I_t \) becomes 0 when \( V_{dc} \) is constant. Output current \( I_{mp} \) of the PV system has fluctuation by the condition change. Therefore output \( I_{ed} \) of the PL unit repeatedly changes between the charge pattern \( (I_{ed} > 0) \) and the discharge \( (I_{ed} < 0) \) pattern to keep \( I_{dc} \) constant. In Fig. 11(b), DC bus voltage \( V_{dc} \) can be controlled to keep constant at 200V by the DC bus voltage control. Output voltage \( E_{pv} \) of the PV system irregularly changes by the condition change and \( V_{ac} \) of the super capacitor repeats the increase or decrease according to the fluctuation of \( E_{pv} \). Fig. 11(c) shows active components of currents on the AC bus. All the active power to the load is appropriately supplied from the DG without depending on the PV fluctuation. Thus, the result is the same as the cases of steady state in Figs. 8-9.

Fig. 12 shows a result of transient response in case with the load change by step and the irregular output of the PV system. The load changes two-fold at \( t = 1.5s \). The fluctuation condition is the same as the case in Fig. 11. In Fig. 12(a), \( I_{dc} \) increases and keeps constant, which is the rated maximum, after \( t = 1.5s \) because the load increases. \( I_{ed} \) of the PL unit properly repeats the increase or decrease in order to keep balance the power flow. As a result, DC bus voltage \( V_{dc} \) becomes constant at 200V in spite of the load change and the PV fluctuation in Fig. 12(b). In Fig. 12(c), the active current \( I_{ed} \) increases to double, however, output current \( I_{dc} \) of the DG does not become double because it attains to the rated current. Therefore \( I_{dc} \) flows to the load to compensate the deficit in the active power.

Fig. 13 is an enlarged waveform of output current \( I_{ed} \) in Fig. 12(a) for certain short period. Output current \( I_{ed} \) of the PL unit can follow to the reference \( I_{ed} \) at each sampling time by the deadbeat control.

**IV. CONCLUSIONS**

In this research, a new method of digital control in PL unit with a super capacitor is proposed. This method is a way for obtaining the optimal duty ratio of PWM from the linearized state equation. The power leveling with quick response by the digital dead-beat control was performed in the simulation. The control method was theoretically analyzed and excellent results in the typical situations were achieved by the simulations.

**REFERENCES**


